

4

MEMORY MANAGEMENT

4.1 BASIC MEMORY MANAGEMENT

4.2 SWAPPING

4.3 VIRTUAL MEMORY

4.4 PAGE REPLACEMENT ALGORITHMS

4.5 MODELING PAGE REPLACEMENT ALGORITHMS

4.6 DESIGN ISSUES FOR PAGING SYSTEMS

4.7 IMPLEMENTATION ISSUES

4.8 SEGMENTATION

4.9 RESEARCH ON MEMORY MANAGEMENT

4.10 SUMMARY




Fig. 4-1. Three simple ways of organizing memory with an operating system and one user process. Other possibilities also exist.




Fig. 4-2. (a) Fixed memory partitions with separate input queues for each partition. (b) Fixed memory partitions with a single input queue.





Fig. 4-3. CPU utilization as a function of the number of processes in memory.

Job	Arrival time	CPU minutes needed
1	10:00	4
2	10:10	3
3	10:15	2
4	10:20	2

(a)

	# Processes			
	1	2	3	4
CPU idle	.80	.64	.51	.41
CPU busy	.20	.36	.49	.59
CPU/process	.20	.18	.16	.15

(b)



(c)

Fig. 4-4. (a) Arrival and work requirements of four jobs. (b) CPU utilization for 1 to 4 jobs with 80 percent I/O wait. (c) Sequence of events as jobs arrive and finish. The numbers above the horizontal lines show how much CPU time, in minutes, each job gets in each interval.




Fig. 4-5. Memory allocation changes as processes come into memory and leave it. The shaded regions are unused memory.




Fig. 4-6. (a) Allocating space for a growing data segment.
 (b) Allocating space for a growing stack and a growing data segment.




Fig. 4-7. (a) A part of memory with five processes and three holes. The tick marks show the memory allocation units. The shaded regions (0 in the bitmap) are free. (b) The corresponding bitmap. (c) The same information as a list.




Fig. 4-8. Four neighbor combinations for the terminating process, X.




Fig. 4-9. The position and function of the MMU. Here the MMU is shown as being a part of the CPU chip because it commonly is nowadays. However, logically it could be a separate chip and was in years gone by.




Fig. 4-10. The relation between virtual addresses and physical memory addresses is given by the page table.




Fig. 4-11. The internal operation of the MMU with 16 4-KB pages.




Fig. 4-12. (a) A 32-bit address with two page table fields.
 (b) Two-level page tables.




Fig. 4-13. A typical page table entry.

Valid	Virtual page	Modified	Protection	Page frame
1	140	1	RW	31
1	20	0	R X	38
1	130	1	RW	29
1	129	1	RW	62
1	19	0	R X	50
1	21	0	R X	45
1	860	1	RW	14
1	861	1	RW	75

Fig. 4-14. A TLB to speed up paging.




Fig. 4-15. Comparison of a traditional page table with an inverted page table.




Fig. 4-16. Operation of second chance. (a) Pages sorted in FIFO order. (b) Page list if a page fault occurs at time 20 and *A* has its *R* bit set. The numbers above the pages are their loading times.




Fig. 4-17. The clock page replacement algorithm.




Fig. 4-18. LRU using a matrix when pages are referenced in the order 0, 1, 2, 3, 2, 1, 0, 3, 2, 3.




Fig. 4-19. The aging algorithm simulates LRU in software. Shown are six pages for five clock ticks. The five clock ticks are represented by (a) to (e).




Fig. 4-20. The working set is the set of pages used by the k most recent memory references. The function $w(k, t)$ is the size of the working set at time t .




Fig. 4-21. The working set algorithm.




Fig. 4-22. Operation of the WSClock algorithm. (a) and (b) give an example of what happens when $R = 1$. (c) and (d) give an example of $R = 0$.

Algorithm	Comment
Optimal	Not implementable, but useful as a benchmark
NRU (Not Recently Used)	Very crude
FIFO (First-In, First-Out)	Might throw out important pages
Second chance	Big improvement over FIFO
Clock	Realistic
LRU (Least Recently Used)	Excellent, but difficult to implement exactly
NFU (Not Frequently Used)	Fairly crude approximation to LRU
Aging	Efficient algorithm that approximates LRU well
Working set	Somewhat expensive to implement
WSClock	Good efficient algorithm

Fig. 4-23. Page replacement algorithms discussed in the text.





Fig. 4-24. Belady's anomaly. (a) FIFO with three page frames. (b) FIFO with four page frames. The *P*'s show which page references cause page faults.

Reference string	0	2	1	3	5	4	6	3	7	4	7	3	3	5	5	3	1	1	1	7	1	3	4	1
	0	2	1	3	5	4	6	3	7	4	7	3	3	5	5	3	1	1	1	7	1	3	4	1
		0	2	1	3	5	4	6	3	7	4	7	7	3	3	5	3	3	3	1	7	1	3	4
			0	2	1	3	5	4	6	3	3	4	4	7	7	7	5	5	5	3	3	7	1	3
				0	2	1	3	5	4	6	6	6	6	4	4	4	7	7	7	5	5	5	7	7
					0	2	1	1	5	5	5	5	5	6	6	6	4	4	4	4	4	4	5	5
						0	2	2	1	1	1	1	1	1	1	1	6	6	6	6	6	6	6	6
							0	0	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Page faults	P	P	P	P	P	P	P		P					P			P						P	
Distance string	∞	∞	∞	∞	∞	∞	∞	4	∞	4	2	3	1	5	1	2	6	1	1	4	2	3	5	3

Fig. 4-25. The state of the memory array, M , after each item in the reference string is processed. The distance string will be discussed in the next section.




Fig. 4-26. Probability density functions for two hypothetical distance strings.




Fig. 4-27. Computation of the page fault rate from the distance string. (a) The C vector. (b) F vector.

	Age		
A0	10	A0	A0
A1	7	A1	A1
A2	5	A2	A2
A3	4	A3	A3
A4	6	A4	A4
A5	3	A6	A5
B0	9	B0	B0
B1	4	B1	B1
B2	6	B2	B2
B3	2	B3	A6
B4	5	B4	B4
B5	6	B5	B5
B6	12	B6	B6
C1	3	C1	C1
C2	5	C2	C2
C3	6	C3	C3

(a)

(b)

(c)

Fig. 4-28. Local versus global page replacement. (a) Original configuration. (b) Local page replacement. (c) Global page replacement.




Fig. 4-29. Page fault rate as a function of the number of page frames assigned.




Fig. 4-30. (a) One address space. (b) Separate I and D spaces.




Fig. 4-31. Two processes sharing the same program sharing its page table.




Fig. 4-32. An instruction causing a page fault.




Fig. 4-33. (a) Paging to a static swap area. (b) Backing up pages dynamically.




Fig. 4-34. Page fault handling with an external pager.




Fig. 4-35. In a one-dimensional address space with growing tables, one table may bump into another.




Fig. 4-36. A segmented memory allows each table to grow or shrink independently of the other tables.

Consideration	Paging	Segmentation
Need the programmer be aware that this technique is being used?	No	Yes
How many linear address spaces are there?	1	Many
Can the total address space exceed the size of physical memory?	Yes	Yes
Can procedures and data be distinguished and separately protected?	No	Yes
Can tables whose size fluctuates be accommodated easily?	No	Yes
Is sharing of procedures between users facilitated?	No	Yes
Why was this technique invented?	To get a large linear address space without having to buy more physical memory	To allow programs and data to be broken up into logically independent address spaces and to aid sharing and protection

Fig. 4-37. Comparison of paging and segmentation.




Fig. 4-38. (a)-(d) Development of checkerboarding. (e) Removal of the checkerboarding by compaction.




Fig. 4-39. The MULTICS virtual memory. (a) The descriptor segment points to the page tables. (b) A segment descriptor. The numbers are the field lengths.




Fig. 4-40. A 34-bit MULTICS virtual address.




Fig. 4-41. Conversion of a two-part MULTICS address into a main memory address.

Comparison field		Page frame	Protection	Age	Is this entry used?
Segment number	Virtual page				↓
4	1	7	Read/write	13	1
6	0	2	Read only	10	1
12	3	1	Read/write	2	1
					0
2	1	0	Execute only	7	1
2	2	12	Execute only	9	1

Fig. 4-42. A simplified version of the MULTICS TLB. The existence of two page sizes makes the actual TLB more complicated.




Fig. 4-43. A Pentium selector.




Fig. 4-44. Pentium code segment descriptor. Data segments differ slightly.




Fig. 4-45. Conversion of a (selector, offset) pair to a linear address.




Fig. 4-46. Mapping of a linear address onto a physical address.




Fig. 4-47. Protection on the Pentium.